View WF4M32-XH2X5_919539.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 1 1 1 1 white electronic designs corporation ? (602) 437-1520 www.whiteedc.com white electronic designs wf4m32-xxx5 i/o 8 i/o 9 i/o 10 a 14 a 16 a 11 a 0 a 18 i/o 0 i/o 1 i/o 2 reset cs 2 gnd i/o 11 a 10 a 9 a 15 v cc cs 1 a 19 i/o 3 i/o 15 i/o 14 i/o 13 i/o 12 oe a 17 we i/o 7 i/o 6 i/o 5 i/o 4 i/o 24 i/o 25 i/o 26 a 7 a 12 a 21 a 13 a 8 i/o 16 i/o 17 i/o 18 v cc cs 4 nc i/o 27 a 4 a 5 a 6 a20 cs 3 gnd i/o 19 i/o 31 i/o 30 i/o 29 i/o 28 a 1 a 2 a 3 i/o 23 i/o 22 i/o 21 i/o 20 11 22 33 44 55 66 1 12 23 34 45 56 december 2003 rev. 5 i/o 0-31 data inputs/outputs a 0-21 address inputs we write enables cs 1-4 chip selects oe output enable v cc power supply gnd ground reset reset f ig . 1 p in c onfiguration f or WF4M32-XH2X5 p in d escription t op v iew 4mx32 5v flash module features ! access times of 100, 120, 150ns ! packaging: ? 66 pin, pga type, 1.385" square, hermetic ceramic hip (package 402). 68 lead, 40mm low profile cqfp ( package 502 ), 3.5mm (0.140") height. 68 lead, hermetic cqfp (g2t), 22.4mm (0.880") square (package 509) 4.57mm (0.180") height. designed to fit jedec 68 lead 0.990cqfj footprint (fig. 3) ! sector architecture 32 equal size sectors of 64kbytes per each 2mx8 chip any combination of sectors can be erased. also supports full chip erase. ! minimum 100,000 write/erase cycles minimum b lock d iagram ! organized as 4mx32 ! user configurable as 8mx16 or 16mx8 in hip and g4t packages. ! commercial, industrial, and extended temperature ranges ! 5 volt read and write. 5v 10% supply. ! low power cmos ! data polling and toggle bit feature for detection of program or erase cycle completion. ! supports reading or programming data to a sector not being erased. ! reset pin resets internal state machine to the read mode. ! built-in decoupling caps and multiple ground pins for low noise operation, separate power and ground planes to improve noise immunity preliminary* *this data sheet describes a product under development, not fully characterized, and is subject to change without notice. note: for programming information refer to flash programming 16m5 application note. i/o 0-7 cs 1 i/o 8-15 cs 2 i/o 16-23 cs 3 i/o 24-31 cs oe a 0-20 4 a 21 2m x 8 2m x 8 2m x 8 2m x 8 2m x 8 2mx 8 2m x 8 2m x 8 we reset
2 2 2 2 2 white electronic designs corporation phoenix az (602) 437-1520 white electronic designs wf4m32-xxx5 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 i/o 0 i/o 1 i/o 2 i/o 3 i/o 4 i/o 5 i/o 6 i/o 7 gnd i/o 8 i/o 9 i/o 10 i/o 11 i/o 12 i/o 13 i/o 14 i/o 15 v cc a 11 a 12 a 13 a 14 a 15 a 16 cs 2 oe cs 4 a 17 a 18 a 19 a 20 a21 reset nc i/o 16 i/o 17 i/o 18 i/o 19 i/o 20 i/o 21 i/o 22 i/o 23 gnd i/o 24 i/o 25 i/o 26 i/o 27 i/o 28 i/o 29 i/o 30 i/o 31 nc a 0 a 1 a 2 a 3 a 4 a 5 cs 1 gnd cs 3 we a 6 a 7 a 8 a 9 a 10 v cc p in d escription f ig . 2 p in c onfiguration f or wf4m32-xg4tx5 i/o 0-31 data inputs/outputs a 0-21 address inputs we write enable cs 1-4 chip selects oe output enable v cc power supply reset reset gnd ground nc not connected t op v iew p in d escription f ig . 3 p in c onfiguration f or wf4m32-xg2tx5 t op v iew the wedc 68 lead g2t cqfp fills the same fit and function as the jedec 68 lead cqfj or 68 plcc. but the g2t has the tce and lead inspec- tion advantage of the cqfp form. i/o 0-31 data inputs/outputs a 0-20 address inputs we write enables cs 1-2 banks selects oe output enable v cc power supply gnd ground reset reset b lock d iagram b lock d iagram note: cs1& cs2 are used as bank select i/o 0-7 cs 1 i/o 8-15 cs 2 i/o 16-23 cs 3 i/o 24-31 cs oe a 0-20 4 a 21 2m x 8 2m x 8 we reset 2m x 8 2m x 8 2m x 8 2m x 8 2m x 8 2m x 8 buffer 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 i/o 0 i/o 1 i/o 2 i/o 3 i/o 4 i/o 5 i/o 6 i/o 7 gnd i/o 8 i/o 9 i/o 10 i/o 11 i/o 12 i/o 13 i/o 14 i/o 15 v cc a 11 a 12 a 13 a 14 a 15 a 16 cs 1 oe cs 2 a 17 nc nc nc a 18 a 19 a 20 i/o 16 i/o 17 i/o 18 i/o 19 i/o 20 i/o 21 i/o 22 i/o 23 gnd i/o 24 i/o 25 i/o 26 i/o 27 i/o 28 i/o 29 i/o 30 i/o 31 reset a 0 a 1 a 2 a 3 a 4 a 5 nc gnd nc we a 6 a 7 a 8 a 9 a 10 v cc 2m x 8 8 i/o 0-7 cs 1 i/o 8-15 cs 2 i/o 16-23 i/o 24-31 a 0-20 oe we reset 2m x 8 2m x 8 8 2m x 8 2m x 8 8 2m x 8 2m x 8 8 2m x 8
3 3 3 3 3 white electronic designs corporation (602) 437-1520 www.whiteedc.com white electronic designs wf4m32-xxx5 parameter symbol conditions hip g2t g4t unit min max min max min max input leakage current i li v cc = 5.5, v in = gnd to v cc 10 10 10 a output leakage current i lox32 v cc = 5.5, v in = gnd to v cc 10 10 10 a v cc active current for read (1) i cc1 cs = v il , oe = v ih , f = 5mhz 320 215 345 ma v cc active current for program i cc2 cs = v il , oe = v ih 420 295 445 ma or erase (2) v cc standby current i cc3 v cc = 5.5, cs = v ih , f = 5mhz, reset = v ih 20 2.0 95 ma output low voltage v ol i ol = 12.0 ma, v cc = 4.5 0.45 0.45 0.45 v output high voltage v oh i oh = -2.5 ma, v cc = 4.5 0.85 x 0.85 x 0.85 x v vcc vcc vcc low v cc lock-out voltage v lko 3.2 4.2 3.2 4.2 3.2 4.2 v parameter symbol hip (h2) cqfp (g2t) cqfp( g4t) oe capacitance c oe 75 75 20 we capacitance c we 75 75 20 cs capacitance c cs 20 50 20 data i/o capacitance c i/o 30 30 30 address input capacitance c ad 75 75 20 this parameter is guaranteed by design but not tested. a bsolute m aximum r atings parameter symbol ratings unit voltage on any pin relative to v ss v t -2.0 to +7.0 v power dissipation p t 8w storage temperature tstg -65 to +125 c short circuit output current i os 100 ma endurance - write/erase cycles 100,000 min cycles (extended) data retention (mil temp) 20 years r ecommended dc o pera ting c onditions parameter symbol min typ max unit supply voltage v cc 4.5 5.0 5.5 v ground v ss 00 0 v input high voltage v ih 2.0 - v cc + 0.5 v input low voltage v il -0.5 - +0.8 v operating temperature (extended.)(4) t a -55 - +100 c operating temperature (ind.) t a -40 - +85 c dc c haracteristics - cmos c ompatible (vcc = 5.0v, gnd = 0v, ta = -55c to +125c) (note 4) notes: 1. the icc current listed includes both the dc operating current and the frequency dependent component (@ 5mhz). the frequency component typically is less than 2ma/mhz, with oe at v ih . 2. icc active while embedded algorithm (program or erase) is in progress. 3. dc test conditions v il = 0.3v, v ih = v cc - 0.3v 4. extended temperature device are fully operational from -55 to +100c. operation above 100c to 125c is limited to read only operations. c apacitance ( p f) (ta = +25c, v in = ov, f = 1.0mh z ) hip = 66 pin, pga type, 1.385" square, hermetic ceramic hip (package 402). g2t = 68 lead, hermetic cqfp (g2t), 22.4mm (0.880") square. designed to fit jedec 68 lead 0.990" cqfj footprint (fig. 3) (package 509) g4t = 68 lead, 40mm low profile cqfp, 3.5mm (0.140") (package 502 )
4 4 4 4 4 white electronic designs corporation phoenix az (602) 437-1520 white electronic designs wf4m32-xxx5 ac c haracteristics f or g2t p ackage ? w rite /e rase /p rogram o perations - we c ontrolled (vcc = 5.0v, ta = -55c to +100c) (n ote 5) parameter symbol -100 -120 -150 unit min max min max min max write cycle time t avav t wc 100 120 150 ns chip select setup time t elwl t cs 000ns write enable pulse width t wlwh t wp 45 50 50 ns address setup time t avwl t as 000ns data setup time t dvwh t ds 45 50 50 ns data hold time t whdx t dh 000ns address hold time t wlax t ah 45 50 50 ns write enable pulse width high t whwl t wph 20 20 20 ns duration of byte programming operation (1) t whwh1 300 300 300 s sector erase (2) t whwh2 15 15 15 sec read recovery time before write t gh w l 000s v cc setup time t vcs 50 50 50 s chip programming time 44 44 44 sec chip erase time (3) 256 256 256 sec output enable hold time (4) t oeh 10 10 10 ns reset pulse width t rp 500 500 500 ns notes: 1. typical value for twhwh1 is 7s. 2. typical value for twhwh2 is 1sec. 3. typical value for chip erase time is 32sec. 4. for toggle and data polling. 5. extended temperature device are fully operational from -55 to +100c. operation above 100c to 125c is limited to read only operations. ac c haracteristics f or g2t p ackage ? r ead -o nly o pera tions (vcc = 5.0v, ta = -55c to +125c) (n ote 2) parameter symbol -100 -120 -150 unit min max min max min max read cycle time t avav t rc 100 120 150 ns address access time t avqv t acc 100 120 150 ns chip select access time t elqv t ce 100 120 150 ns output enable to output valid t glqv t oe 40 50 55 ns chip select high to output high z (1) t ehqz t df 20 30 35 ns output enable high to output high z (1) t ghqz t df 20 30 35 ns output hold from addresses, cs or oe change, t axqx t oh 000ns whichever is first rst low to read mode (1) t ready 20 20 20 s 1. guaranteed by design, not tested. 2. extended temperature device are fully operational from -55 to +100c. operation above 100c to 125c is limited to read only operations.
5 5 5 5 5 white electronic designs corporation (602) 437-1520 www.whiteedc.com white electronic designs wf4m32-xxx5 ac c haracteristics f or g2t p ackage ? w rite /e rase /p rogram o pera tions ,cs c ontrolled (vcc = 5.0v, gnd = 0v, ta = -55c to +100c) (note 5) parameter symbol -100 -120 -150 unit min max min max min max write cycle time t avav t wc 100 120 150 ns write enable setup time t wlel t ws 000ns chip select pulse width t eleh t cp 45 50 50 ns address setup time t avel t as 000ns data setup time t dveh t ds 45 50 50 ns data hold time t ehdx t dh 000ns address hold time t elax t ah 45 50 50 ns chip select pulse width high t ehel t cph 20 20 20 ns duration of byte programming operation (1) t whwh1 300 300 300 s sector erase time (2) t whwh2 15 15 15 sec read recovery time t ghel 000s chip programming time 44 44 44 sec chip erase time (3) 256 256 256 sec output enable hold time (4) t oeh 10 10 10 ns notes: 1. typical value for twhwh1 is 7s. 2. typical value for twhwh2 is 1sec. 3. typical value for chip erase time is 32sec. 4. for toggle and data polling. 5. extended temperature device are fully operational from -55 to +100c. operation above 100c to 125c is limited to read only operations.
6 6 6 6 6 white electronic designs corporation phoenix az (602) 437-1520 white electronic designs wf4m32-xxx5 ac c haracteristics f or g4t a nd h2 p ackages ? w rite /e rase /p rogram o perations - we c ontrolled (vcc = 5.0v, ta = -55c to +100c) (note 7) parameter symbol -100 -120 -150 unit min max min max min max write cycle time t avav t wc 100 120 150 ns chip select setup time t elwl t cs 000ns write enable pulse width t wlwh t wp 45 50 50 ns address setup time t avwl t as 000ns data setup time t dvwh t ds 45 50 50 ns data hold time t whdx t dh 15 15 15 ns address hold time (1) t wlax t ah 45 50 50 ns write enable pulse width high (2) t whwl t wph 20 20 20 ns duration of byte programming operation (3) t whwh1 300 300 300 s sector erase (4) t whwh2 15 15 15 sec read recovery time before write t gh w l 000s v cc setup time t vcs 50 50 50 s chip programming time 44 44 44 sec chip erase time (5) 256 256 256 sec output enable hold time (6) t oeh 10 10 10 ns reset pulse width t rp 500 500 500 ns notes: 1. a21 must be held constant until we or cs go high, whichever occurs first. 2. guaranteed by design, but not tested. 3. typical value for twhwh1 is 7s. 4. typical value for twhwh2 is 1sec. 5. typical value for chip erase time is 32sec. 6. for toggle and data polling. 7. extended temperature device are fully operational from -55 to +100c. operation above 100c to 125c is limited to read only operations. ac c haracteristics f or g4t and h2 p ackages ? r ead -o nly o pera tions (vcc = 5.0v, ta = -55c to +125c) (n ote 1) parameter symbol -100 -120 -150 unit min max min max min max read cycle time t avav t rc 100 120 150 ns address access time t avqv t acc 100 120 150 ns chip select access time t elqv t ce 100 120 150 ns output enable to output valid t glqv t oe 50 50 55 ns chip select high to output high z t ehqz t df 40 45 45 ns output enable high to output high z t ghqz t df 40 45 45 ns output hold from addresses, cs or oe change, t axqx t oh 000ns whichever is first rst low to read mode t ready 20 20 20 s notes: 1. extended temperature device are fully operational from -55 to +100c. operation above 100c to 125c is limited to read only operations.
7 7 7 7 7 white electronic designs corporation (602) 437-1520 www.whiteedc.com white electronic designs wf4m32-xxx5 ac c haracteristics f or g4t a nd h2 p ackages ? w rite /e rase /p rogram o perations ,cs c ontrolled (vcc = 5.0v, gnd = 0v, ta = -55c to +100c) (note 6) f ig . 4 ac t est c ircuit ac t est c onditions notes: vz is programmable from -2v to +7v. iol & ioh programmable from 0 to 16ma. tester impedance z0 = 75w. vz is typically the midpoint of voh and vol. iol & ioh are adjusted to simulate a typical resistive load circuit. ate tester includes jig capacitance. parameter typ unit input pulse levels v il = 0, v ih = 3.0 v input rise and fall 5 ns input and output reference level 1.5 v output timing reference level 1.5 v parameter symbol -100 -120 -150 unit min max min max min max write cycle time t avav t wc 100 120 150 ns write enable setup time t wlel t ws 000ns chip select pulse width t eleh t cp 45 50 50 ns address setup time t avel t as 000ns data setup time t dveh t ds 45 50 50 ns data hold time t ehdx t dh 15 15 15 ns address hold time (1) t elax t ah 45 50 50 ns chip select pulse width high t ehel t cph 20 20 20 ns duration of byte programming operation (2) t whwh1 300 300 300 s sector erase time (3) t whwh2 15 15 15 sec read recovery time t ghel 000s chip programming time 44 44 44 sec chip erase time (4) 256 256 256 sec output enable hold time (5) t oeh 10 10 10 ns notes: 1. a21 must be held constant until we or cs go high, whichever occurs first. 2. typical value for twhwh1 is 7s. 3. typical value for twhwh2 is 1sec. 4. typical value for chip erase time is 32sec. 5. for toggle and data polling. 6. extended temperature device are fully operational from -55 to +100c. operation above 100c to 125c is limited to read only operations. f ig . 5 r eset t iming d iagram reset t rp t ready
8 8 8 8 8 white electronic designs corporation phoenix az (602) 437-1520 white electronic designs wf4m32-xxx5 f ig . 6 ac w aveforms f or r ead o pera tions
9 9 9 9 9 white electronic designs corporation (602) 437-1520 www.whiteedc.com white electronic designs wf4m32-xxx5 notes: 1. pa is the address of the memory location to be programmed. 2. pd is the data to be programmed at byte address. 3. d 7 is the output of the complement of the data written to each chip. 4. d out is the output of the data written to the device. 5. figure indicates last two bus cycles of four bus cycle sequence. f ig . 7 w rite /e rase /p rogram o peration , we c ontrolled
10 10 10 10 10 white electronic designs corporation phoenix az (602) 437-1520 white electronic designs wf4m32-xxx5 f ig . 8 ac w aveforms c hip /s ector e rase o perations note: 1. sa is the sector address for sector erase.
11 11 11 11 11 white electronic designs corporation (602) 437-1520 www.whiteedc.com white electronic designs wf4m32-xxx5 f ig . 9 ac w aveforms f or d ata p olling d uring e mbedded a lgorithm o pera tions cs oe we t oe t ce t ch t oh d7 d7 = valid data high z d0-d6 = invalid d0-d7 valid data t df d7 d0-d6 t oeh t whwh 1 or 2 data
12 12 12 12 12 white electronic designs corporation phoenix az (602) 437-1520 white electronic designs wf4m32-xxx5 notes: 1. pa represents the address of the memory location to be programmed. 2. pd represents the data to be programmed at byte address. 3. d 7 is the output of the complement of the data written to each chip. 4. d out is the output of the data written to the device. 5. figure indicates the last two bus cycles of a four bus cycle sequence. f ig . 10 a lternate cs c ontrolled p rogramming o peration t imings
13 13 13 13 13 white electronic designs corporation (602) 437-1520 www.whiteedc.com white electronic designs wf4m32-xxx5 p ackage 402: 66 p in , pga t ype , c eramic h ex -i n -l ine p ackage , h ip (h2) all linear dimensions are millimeters and parenthetically in inches all linear dimensions are millimeters and parenthetically in inches p ackage 502: 68 l ead , c eramic q uad f lat p ack , l ow p rofile cqfp (g4t)
14 14 14 14 14 white electronic designs corporation phoenix az (602) 437-1520 white electronic designs wf4m32-xxx5 p ackage 509: 68 l ead , c eramic q uad f lat p ack , cqfp (g2t) all linear dimensions are millimeters and parenthetically in inches the wepc 68 lead g2t cqfp fills the same fit and function as the jedec 68 lead cqfj or 68 plcc. but the g2t has the tce and lead inspec- tion advantage of the cqfp form.
15 15 15 15 15 white electronic designs corporation (602) 437-1520 www.whiteedc.com white electronic designs wf4m32-xxx5 o rdering i nformation lead finish: blank = gold plated leads a = solder dip leads v pp programming voltage 5 = 5 v device grade: e = extended -55c to +100c (note 1) i = industrial -40c to +85c c = commercial 0c to +70c package type: h2 = ceramic hex in line package, hip (package 402) g4t = 40mm low profile cqfp (package 502) g2t = 22.4mm ceramic quad flat pack, cqfp (package 509) access time (ns) organization, 4m x 32 user configurable as 8m x 16 or 16m x 8 in hip and g4t packages flash white electronic designs corp. w f 4m32 - xxx x x 5 x note 1: 4. extended temperature device are fully operational from -55 to +100c. operation above 100c to 125c is limited to read only operations.

▲Up To Search▲

Price & Availability of WF4M32-XH2X5

	To Download WF4M32-XH2X5 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .